LABORATÓRIO DE LÓGICA CONFIGURÁVEL

Introdução ao Software Quartus Prime

Prof. Dr. Cesar da Costa

E-mail: ccosta@ifsp.edu.br

Site: www.professorcesarcosta.com.br











1. New Project ou Create a New Project







Criar o diretorio: Projeto e Nome do Projeto: Projeto_1

🕒 New Project Wizard	×
Directory, Name, Top-Level Entity	
What is the working directory for this project?	
C:\Projeto	
What is the name of this project?	
Projeto_1	
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	
Projeto_1	
Use Existing Project Settings	
🕥 Quartus Prime X	
Directory "C:\Projeto" does not exist. Do you want to create it?	
Yes No	
< Back Next > Finish Cancel He	Par g

🕥 New Project Wizard	×
Project Type Select the type of project to create.	
 Empty project 	
Create new project by specifying project files and libraries, target device family and device, and EDA tool settings.	
O Project template	
Create a project from an existing design template. You can choose from design templates installed with the Quartus Prime software, or download design templates from the <u>Design Store</u> .	



New Proje	ct Wiza	rd										
Add File	s											
Select the d	esign fi	les you v	vant to include in the project. C	lick Add All to :	add all des	sign files in the	e projec	t directo	ry to the	project		
Note: you ca	an alwa	ys add d	esign files to the project later.									
File name: [Add	
٩										×	Add All	
File Name	Туре	Library	Design Entry/Synthesis Tool	HDL Version							Remove	2
											Up	
											Down	
											Propertie	5
						/	/					
												_
					< Back	Next >		Finish	Car	icel	Help	a

Family, Device & Board Settings

Device Board								
Select the family and de You can install addition To determine the versio	evice you want to targ Ial device support wit Ion of the Quartus Prin	get for com Ih the Instal me software	pilation. Il Devices comm MAX rin which your t	hand on the Tools 10 target device is su	menu. pported, refer to the	e <u>Device Support List</u> webpage.		
Device family				Show in 'Availabl	le devices' list			
Family: MAX 10 (DA	Family: MAX 10 (DA/DF/DC/SA/SC)				Апу	•		
Device: All	Device: All			Pin count:	Апу	•		
Target device	Target device				е: Апу	Апу 👻		
○ Auto device select	ted by the Fitter			Name filter:				
Specific device se Other: n/a	lected in 'Available de	evices' list		Show advanced devices				
Available devices:								
Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier ?		
10M50DAF484C7G	1.2V	49760	360	360	1677312	288		
* 10M50DAF484C7G *								
< Back Next > Finish Cancel Help								

🕥 New Project Wizard

Х

EDA Tool Settings

Specify the other EDA tools used with the Quartus Prime software to develop your project.

EDA tools:

Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/Synth	<none> 🔻</none>	<none> 👻</none>	Run this tool automatically to synthesize the current design
Simulation	<none> 💌</none>	<none> 👻</none>	Run gate-level simulation automatically after compilation
Board-Level	Timing	<none> 💌</none>	
	Symbol	<none> 💌</none>	
	Signal Integrity	<none> 💌</none>	
	Boundary Scan	<none> 👻</none>	



🕥 New Project Wizard

Summary

When you click Finish, the project will be created with the f	following settings:	
Project directory:	C:\Projeto	
Project name:	Projeto_1 🔺	
Top-level design entity:	Projeto_1	
Number of files added:	0	
Number of user libraries added:	0	
Device assignments:		
Design template:	n/a	
Family name:	MAX 10 (DA/DF/DC/SA/SC)	
Device:	10M08DAF484C8G	
Board:	n/a	
EDA tools:		
Design entry/synthesis:	<none> (<none>)</none></none>	
Simulation:	<none> (<none>}</none></none>	
Timing analysis:	0	
Operating conditions:		
Core voltage:	1.2V	
Junction temperature range:	0-85 °C	
	¥	/
	< Back Next > Finish	Cancel Help

A tela indica que o projeto foi criado.



File – New – Block Diagram/Schematic File



Editor Grafico

File – Save As – Projeto_1 (Pasta Projeto)

Salvar como								×
	C:\Pr	ojeto			~ Ū	Pesquisar Projet	0	Q,
Organizar 🔻 N	ova pa	sta						?
📥 OneDrive	^	Nome		^		Data de modificaç	Tipo	
💻 Este Computad	dor	📑 db				30/08/2019 17:12	Pasta de arc	quivos
🛄 Área de Traba	alhc							
🖆 Documentos								
🖊 Downloads	- 64							
📰 Imagens								
🁌 Músicas								
🧊 Objetos 3D								
📑 Vídeos								
🏪 Vista64 (C:)	~	<						>
Nome:	Proje	to_1						~
Tipo:	Block	Diagram/Scł	nematic File	s (*.bdf)				~
∧ Ocultar pastas				Add file to c project	urrent	Salvar	Cancel	ar

Editor Grafico

• 2 clicks no meio da tela de trabalho surge a tela symbol

🕞 Quartus Prime Lite Edition - C:/Projeto/Projeto_1 - Projeto_1							
File Edit View Project Assignments Process	sing Tools Window Help						
🗋 🚾 🖶 🗲 🔂 💼 🤊 🤆 Projeto_1	- 🖌 🗳 🚸 💷 ト 🖌 🎽 😂 🏯 🔌 🚂 🖢 -						
Project Navigator 🔥 Hierarchy 🔹 🤜 🗗 🗙	Projeto_1.bdf						
Entity:Instance	$\blacksquare \land (\bigcirc) \blacksquare \neg \neg \neg \land \land \land \land \land \neg = + \land \land$						
Projeto_1 Symbol	×						
Libraries:							
> 🗅 c:/intelfpga_lite/18.1/qua	artus/libra						
Tasks Coi							
Name:							
Repeat-insert mode							

Exercicio 1:



Inserir os componentes desejados



Inserir 2 portas AND



Selecione a porta NOT



Posicione as duas portas NOT



Selecione a porta OR



Posicione a porta OR



Inserir terminais de entrada





Inserir terminal de saida



Posicione o terminal de saida





Atribuir nomes aos pinos de entrada e saida

Pin Name - duplo clique	
pin_name1	
🔁 Pin Properties	×
General Format	
To create multiple pins, enter a name in Al	IDL bus notation
(For example: \name[30]"), or enter a com	ima-seperated list of names.
Pin name(s): x1	
Default value: VCC	•
	OK Cancel Help

Atribuir nomes aos terminais



Compilação do Projeto

Processing - Start Compilation (O projeto deve ser salvo antes de compilar)



Etapas da compilação

Resumo da compilação

🕥 Quartus Prime Lite Edition - C://rojeto/Projeto_1 -				
File Edit View Project Assignments Proc	essing Tools Window Help			
🗋 🚾 🖶 🤟 🗂 💼 🔊 🦿 Projeto_1	- 🖌 🗳 🗳	◈ 💷 🖌 🖌 🏷 🔕 🚣 🔌		
Project Navigator 🝌 Hierarchy 🔹 🔻 🖛 🗴	Projeto_1.bdf	🛛 👇 Compilation Report	t - Projeto_1 🛛 🛛	
Entity:Instance	Table of Contents 🛛 📮 🗗	Flow Summary		
A MAX 10: 10M50DAF484C7G	📰 Flow Summary	< <filter>></filter>		
Projeto 1 📩	=== Flow Settings	Flow Status	Successful - Fri Aug 30 19:01:37 2019	
	📅 Flow Non-Default Global Set	Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition	
	=== Flow Elapsed Time	Revision Name	Projeto_1	
	== Flow OS Summary	Top-level Entity Name	Projeto_1	
	📄 Flow Log	Family	MAX 10 🗸	
	🔉 📙 Analysis & Synthesis	Device	10M50DAF484C7G	
	🔉 📙 Fitter	Timing Models	Final	
< /	 Flow Messages 	Total logic elements	2 / 49,760 (< 1 %)	
	I Flow Suppressed Messages	Total registers	0	
	🔉 📙 Assembler	Total pins	3/360(<1%)	
Task	🔉 📕 Timing Analyzer	Total virtual pins	0	
🗸 🔍 🕨 Compile Design		Total memory bits	0/1,677,312(0%)	
 Analysis & Synthesis 		Embedded Multiplier 9-bit elements	0/288(0%)	
Fitter (Place & Route)		Total PLLs	0/4(0%)	
Assembler (Generate programs)		UFM blocks	0/1(0%)	
		ADC blocks	0/2(0%)	

Etapas da compilação



Vincular os Pinos do FPGA as Entradas e Saidas do Pojeto



Figure 3-15 Connections between the slide switches and MAX 10 FPGA

Table 3-4 Pin Assignment of Slide Switches

	Signal Name	FPGA Pin No.	Description	I/O Standard
/	SW0	PIN_C10	Slide Switch[0]	3.3-V LVTTL
	SW1	PIN_C11	Slide Switch[1]	3.3-V LVTTL
	SW2	PIN_D12	Slide Switch[2]	3.3-V LVTTL
	SW3	PIN_C12	Slide Switch[3]	3.3-V LVTTL
	SW4	PIN_A12	Slide Switch[4]	3.3-V LVTTL
	SW5	PIN_B12	Slide Switch[5]	3.3-V LVTTL
	SW6	PIN_A13	Slide Switch[6]	3.3-V LVTTL
	SW7	PIN_A14	Slide Switch[7]	3.3-V LVTTL
	SW8	PIN_B14	Slide Switch[8]	3.3-V LVTTL
	SW9	PIN_F15	Slide Switch[9]	3.3-V LVTTL

Vincular os Pinos do FPGA as Entradas e Saidas do Pojeto

Table 3-5 Pin Assignment of LEDs							
Signal Name	FPGA Pin No.	Description	I/O Standard				
LEDR0	PIN_A8	LED [0]	3.3-V LVTTL				
LEDR1	PIN_A9	LED [1]	3.3-V LVTTL				
LEDR2	PIN_A10	LED [2]	3.3-V LVTTL				
LEDR3	PIN_B10	LED [3]	3.3-V LVTTL				
LEDR4	PIN_D13	LED [4]	3.3-V LVTTL				
LEDR5	PIN_C13	LED [5]	3.3-V LVTTL				
LEDR6	PIN_E14	LED [6]	3.3-V LVTTL				
LEDR7	PIN_D14	LED [7]	3.3-V LVTTL				
LEDR8	PIN_A11	LED [8]	3.3-V LVTTL				
LEDR9	PIN_B11	LED [9]	3.3-V LVTTL				

Vincular os Pinos do FPGA as Entradas e Saidas do Pojeto

Assignments – Pin Planner



SOFTWARE QUARTUS PRIME Lite Edition F – PIN_A8, x1 – PIN_C10 e PIN_C11



Compilar o Projeto novamente

Processing – Start Compilation



Simulacao Funcional do Circuito

Criacao dos Vetores de Testes – Formas de Onda

File – New – Verification/Debugging Files – University Program VWF



Tela do Editor de Forma de Ondas

0	Simulation Wav	eform Editor - C	:/intelFPGA	Lite/18.1/quartus	/light - light - [Wav	/eform1.vwf]		_	
File	Edit View	Simulation	Help					Search altera.	com 🌖
	2 🐹 🕹	$\mathbb{A} \stackrel{\mathbf{Z}}{=} \mathbb{E} \mathbb{E}$	I INV XC	X& X? XB 🗞	🧟 🚈 🔛				
Mas	Master Time Bar: O ps I Pointer: 840.62 ns Interval: 840.62 ns Start: End: End:								
	Name	Value at	0 ps	160 _. 0 ns	320,0 ns	480,0 ns	640,0 ns	800,0 ns	960.0 ns
	name	0 ps	0 ps						

Configure o tempo de Simulacao de 0 a 200 ns

Edit – Set End Time



Editor de Forma de Ondas

🕥 Sim	ulation Wav	eform Editor - C	:/intelFPGA_I	ite/18.1/quartus/light	- light - [light.vwf]*		_	\Box \times
File E	Edit View	Simulation	Help				Search altera	a.com 🌖
	9 💥 🕹	л <mark>∠</mark> Хі Хі	H INY XC XX	∑ X? XR ⊨ <u>₽ ⊨</u> ₽				
Master	Time Bar: 0) ps	1	Pointer: 199.09 ns	Interval: 199.0	9 ns Start:	End:	
	Name	Value at	0 ps	40.0 ns	80.0 ns	120 _, 0 ns	160,0 ns	200.0 ns ^
		0 ps	0.ps					

Incluir as entradas e saidas no Editor de Forma de Ondas

Edit – Insert – Inset Node or Bus – Node Finder

S 📀	imulat	tion Waveform Editor - C:/Projeto	/Projet	o_1 - Projeto_1 - [\	Waveform.vwf]*		_	
File	Edit	View Simulation Help		_				Search altera	.com 🌖
	×	Delete	Del	$\overline{2} \ \langle \overline{B} \mid \Bbbk_n^{\oplus} \ k_n^{\oplus} $	今 🛋 👫				
Mast		Insert	•	Insert Node	or Bus	0 ps	Start:	End:	
		Value	•						
		Grouping	•	40.0 ns	80.0 n: '	5	120,0 ns	160,0 ns	200.0 ns
		Reverse Group or Bus Bit Order							
		Dadia	•		🕥 Insert No	de or Bus		× –	
		Raula							
		Grid Size			Name:	Use Node Fi	inder to insert	ок	
		Set End Time			_				
	\checkmark	Snap to Grid			Туре:	INPUT	•	Cancel	
		Span to Transition			Value type:	9-Level	+		
		Shap to Hansition						Node Finder	
		Properties			Radix:	Binary	•		
	_			1	Bus width:	1			
					Start index:	0			
					Board madea.	Ľ			
					🗌 Display g	gray code cou	unt as binary cou	nt	

Indicacao das Entradas e Saidas

Pins: all - List

			. / .	
🕥 Node Finder				×
Named: *	Fi	lter: Pins: all		ок
Look in: *			List	Cancel
Nodes Found:		Selected Nodes		
Name •••• f in- x1 in- x2	Type Output Input Input	Name	Т	/pe

Selecionando a entrada x2 para Simulacao



Selecionando a entrada x1 para Simulacao

🕥 Node Finder				×			
Named: *	ок						
Look in: 🔹	Look in: * List						
Nodes Found:		Selected Node	·5:				
Name	Туре	Name	Ту	pe			
f	Output	i≞_ x2	Input				
₽ _ x1	Input	×1 ▲	Input				
in x2	Input	>> <					
	Node Finder Named: * Look in: * Nodes Found: Name f x2 Name x2	Named: * Filter: Look in: * Nodes Found: Name Type Input In	Named: * Filter: Pins: all Look in: * Selected Nodes Name Type Name in x2 Input >> x1 Input >> x2 Input >> x2 Input >> x2 Input >> x3 X X X X X X X X X X X X X X X X X X X	Named: * Filter: Pins: all Look in: * List Nodes Found: Selected Nodes: Name Type % f Output x1 Input x2 Input x2 Input x2 Input x (< < < < < > < < > < < > < < > < < > < < > < < > < < > < < > < < > < < > < < > < < > < < < < < < < < < < < < < < < > < < > < < > < < > < < > < < > < < < < < < < < < < < < < < < < < < < <			

Selecionando a saida f para Simulacao



🕥 Insert No	de or Bus	/ ×
Name:	**Multiple Items**	ок
Туре:	**Multiple Items**	Cancel
Value type:	9-Level 🔻	
Radix:	Binary 👻	Node Finder
Bus width:	1	
Start index:	0	
🗌 Display g	ray code count as binary cou	nt .:

/

Entradas e Saidas no Editor de Formas de Ondas

S s	Simulation Waveform Editor - C:/Projeto/Projeto_1 - Projeto_1 - [Waveform.vwf]* — 🛛 🛛 🕹								
File	e Edit View Simulation Help Search altera.com								
	📘 🔍 🚴 🕒 九 🚄 义正)矩 🔛)/C XZ)/B 😪 🎇 🍋 🔜 晄								
Mast	Aaster Time Bar: O ps I Pointer: 195.56 ns Interval: 195.56 ns Start: End: End:								
	Name	Value at O ps	0 ps 0 ps	40.0 ns	80.0 ns	120,0 ns	160 _, 0 ns	200.0 ns ^	
in	x2	во							
in —	х1	во							
out	f	вх		******	********	******	******	*****	

SOFTWARE QUARTUS PRIME Lite Edition Selectione a Entrada x2 - Sinal de OverwriterClock

🕥 Simulation Waveform Editor\- C:/Projeto/Projeto/1 - Projeto_1 - [Waveform.vwf]* × Edit View Simulation \Help File Search altera.com ▶ 🔍 🗻 🏡 凸 九 🚄 🗵 河 🖼 💥 🖉 🐼 🔽 🖉 🖉 🖓 🖼 🚟 Pointer: 199.09 ns Interval: 199.09 ns Start: O ps Master Time Bar: O ps ۰. × End: 200.0 ns 160 0 ns 200.0 ns O ps 40.0 ns 80 O ns 120.0 ns Value at Name O ps Х 💽 Clock 0 ps in x2 BО Base waveform on time period in x1 BО \sim out Period: 50.0 f BХ П5 Ŧ Offset: 0.0 П5 . Duty cycle (%): 50 Ŧ

OK Cancel

SOFTWARE QUARTUS PRIME Lite Edition Selecione a Entrada x2 - Sinal de Clock C

🕥 Sir	Simulation Waveform Editor - C:/Projeto/Projeto_1 - Projeto_1 - [Waveform.vwf]* - 🗆 🗙									
File	ile Edit View Simulation Help Search altera.com									
	▶ Q 🚴 B 九 🚄 乂ī 乂Ē 👑 乂ē Xē Xē 乂ē 😪 👯 👯 🍓 🔜 晄									
Maste	r Time Bar:) ps	• Poi	nter: 198.39 ns	Interval: 198.3	39 ns Start: O ps	End: 200.0 ns			
	Name	Value at O ps	0 ps 0 ps	40.0 ns	80.0 ns	120,0 ns	160,0 ns 200.0 ns ^			
in_	x2	во								
in_	х1	во								
out	f	вх		******		********				

Selecione a Entrada x1 - Sinal de OverwriterClock

S 📀	imulation Wav	eførm Editor - C	:/Projeto/Projeto_1 -	Projeto_1 - [Wave	eform.vwf]*		_		×		
File	Edit View	Simulation	Help				Search alte	ra.com	9		
	▶ Q 🚴 관 九 🍊 🗵 河 🚟 XC XE X2 XE 📌 🖓 📾 號										
Mast	er Time Bar:) ps	Pointer:	353 ps	Interval: 353 ps	Start: 0 ps	End:	200.0 ns			
	Namo	Value at	O ps 4	1 0.0 ns	80.0 ns	120,0 ns	160,0 ns	200.0 r	15 ^		
	name	ops	0 ps								
in	x2	во			Clock		×		-		
in	x1	во			Base wavef	orm on time period					
out	f	вх		******	Reriad: 10		ns 🔻	****	×		
					Fellod.	<u>~~</u>	113				
					Offset: 0.0	>	ns 🔻				
					Duty cycle	(%): 50	-				
						ОК	Cancel				

Selecione a Entrada x1 - Sinal de OverwriterClock

Salvar o Projeto_1 no diretorio C:/Projeto

							Il Lontorno			
🕥 Sin	🕽 Simulation Waveform Editor - C:/Projeto/Projeto_1 - Projeto_1 - [Waveform.vwf]* — 🛛 🛛 🕹									
File	e Edit View Simulation Help									
	📘 🔍 👗 🕹 九 🚄 XI XE 🚟 XC XE X2 XB 😪 🖓 🍋 🔜 晄									
Master	Aaster Time Bar: O ps I Pointer: 3.18 ns Interval: 3.18 ns Start: O ps End: 200.0 ns									
	Narao	Value at	0 ps	40.0 ns	80.0 ns	120 _, 0 ns	160,0 ns 200.0 ns ^			
	name	0 ps	0 ps							
in	x2	во								
in	x1	во								
out	f	вх		******						

🕥 Simulation Options				×				
Caution: Improp	erly modifying these settings ca	an cause the sim	ulation to fail					
HDL Language: 💿 Verilog 🔿 VH	DL (The language used for the te	stbench and netli	st)					
Functional Simulation Settings	Timing Simulation Settings							
Testbench Generation Command	(Functional Simulation):							
quartus_edagen_testbenchtool=modelsim_oemformat=verilogwrite_settings_files=off Projeto_1 -c P								
Netlist Generation Command (Fur	ictional Simulation}:							
quartus_edawrite_settings_file	s=offsimulationfunctional:	=onflatten_bu:	ses=offtool=r	modelsim_oen				
ModelSim Script (Functional Simu	ilation}:							
onerror {exit -code 1}								
vlib work								
vlog -work work Projeto_1.vo								
vlog -work work Projeto_1.vwf.vt								
vsim -novopt -c -t 1ps -L fiftyfiv	enm_ver -L'altera_ver -L'altera_r	mf_ver -L 220mc	del_ver -L sgat	e_ver -L altera_				
vcd file -direction Projeto_1.msir	n.vcd							
vcd add -internal Projeto_1_vlg_v	/ec_tst/*							
vcd add -internal Projeto_1_vlg_v	/ec_tst/i1/*							
proc simTimestamp {} {								
echo "Simulation time: \$::now	ps"							
if { [string equal running [runS	tatus]]							
after 2500 simTimestamp	j	/	/					
}			/					
}								
	Restore Defa	aults	Save	Cancel				

Tool - Run Functional Simulation

0 ps 40.0 ns	Simulation Flow Progress	×
Ops	Generating netlist	
	Info: Processing started: Fri Aug 30 22:27:08 2019 Info: Command: quartus_edagen_testbenchtool=modelsim_oemformat=verilog write_settings_files=off Projeto_1 -c Projeto_1vector_source=C:/Projeto/Projeto_1.vwf testbench_file=C:/Projeto/simulation/qsim/Projeto_1.vwf.vt Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.	^
	Completed successfully.	
	Completed successfully.	
	AAAA Generating the functional simulation netlist AAAA	
	quartus_edawrite_settings_files=offsimulationfunctional=onflatten_buses=off tool=modelsim_oemformat=verilogoutput_directory="C:/Projeto/simulation/qsim/" Projeto_1 -c Projeto_1	*



Salvar o Projeto_1 no diretorio C:/Projeto

Simulation – Run Functional Simulation

🕥 Simulation Waveform Editor - C:/Projeto/Projeto_1 - Projeto_1 - [Projeto_1_20190830221213.sim.vwf (Read-Only)] — 🗆 🗙									
File	File Edit View Simulation Help Search altera.com								
📐 🔍 🖄 🖞 🙏 🕰 XE XE 💥 XE XE 💐 🖓 🦓 🚵 📷 🐘									
Master Time Bar: 60.0 ns Pointer: 1.41 ns Interval: -58.59 ns Start: End:									
	Nama a	Value at	0 ps	40.0 ns	80.0 ns	120 _. 0 пs	160,0 ns	200.0 ns 🔨	
	Name	60.0 ns	60.0 ns						
in	_ x1	во							
in	- x2	В1							
ou	f	в1							

Criar um Simbolo Grafico

Na Tela do Editor Grafico :

File – Create/Update – Create Symbol Files for Current File

🕞 Quartus Prime Lite Edition - C:/Projeto/Projeto_1 - Projeto_1								
File	Edit View Project Assignments Processing Tools Window Help							
	New Ctrl+N							
~	Open Ctrl+O	🖥 Projeto_1.bdf 🛛 🖺						
	Close Ctrl+F4	🛛 🕶 💽 🔍 👋 A 🕀 👺 🗕 🗅 🦳 🐂 📉 🔪 🗆						
-	New Project Wizard							
<u>-</u>	Open Project Ctrl+J							
	Save Project							
	Close Project	iawn?						
8	Save Ctrl+S							
	Save As							
es.	Save All / Ctrl+Shift+S							
	File Properties							
	Create / Update	Create HDL Design File from Current File						
	Export	Create Symbol Files for Current File						
	Convert Programming Files	Create AHDL Include Files for Current File						
Ħ	Page Setup	Create Verilog Instantiation Template Files for Current File						
	Print Preview	Create VHDL Component Declaration Files for Current File						
	T THICT TO PICOV							

Criar um Simbolo Grafico

Salve o Arquivo - Ok



Selecione o Simbolo Grafico Criado



Descarregar o programa no Kit do FPGA

Menu – Tools - Programmer



Descarregar o programa no Kit do FPGA

Menu – Tools - Programmer



Conclusões





Referência

https://www.youtube.com/watch?v=a2zQPHc4D9k

https://www.youtube.com/watch?v=X2QuGO-mrEY

Site <u>www.professorcesarcosta.com.br</u>

Tópicos:

- -Disciplinas Ministradas T8LLC/LALOG;
- Kits Didáticos com FPGA;
- Clube do FPGA;
- FPGA;

Site www.fpgacentral.com